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Abstract. We study the low-temperature electron mobility of InSb nanowires. We
extract the mobility at 4.2 Kelvin by means of field effect transport measurements
using a model consisting of a nanowire-transistor with contact resistances. This
model enables an accurate extraction of device parameters, thereby allowing for a
systematic study of the nanowire mobility. We identify factors affecting the mobility,
and after optimization obtain a field effect mobility of ∼ 2.5×104 cm2/Vs. We further
demonstrate the reproducibility of these mobility values which are among the highest
reported for nanowires. Our investigations indicate that the mobility is currently
limited by adsorption of molecules to the nanowire surface and/or the substrate.
PACS numbers: 73.63.Nm, 81.05.Ea, 81.07.Gf, 81.16.-c, 85.30.Tv, 85.35.Be
Keywords: field effect mobility, adsorption, nanowire transistor, nanowire FET,
nanofabrication
1. Introduction
Advances in nanowire growth have led to development of novel quantum devices, such as
cooper-pair splitters [1], hybrid semiconductor-superconductor devices [2] and spin-orbit
qubits [3]. Nanowire devices thus allow exploration of mesoscopic transport in a highly
confined system and show potential as a quantum computation platform. Outstanding
nanowire transport properties, such as a high level of tunability of device conductance
and low disorder, have been essential to the realization of these experiments.
Recently, hybrid superconductor-semiconducting nanowire devices have been
identified [4, 5] as a suitable platform to study Majorana end modes [6], zero-
energy bound states that exhibit topological properties. Among various systems,
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InSb nanowires emerged as a very promising candidate due to their large spin-orbit
interaction and large g factor. Reports on signatures of Majorana bound states in InSb
nanowire-based systems followed quickly after their theoretical prediction [7, 8, 9]. To
further develop this topological system, a reduction of the disorder in the nanowire
is essential [10, 11]. Disorder reduces or even closes the topological gap that gives
Majoranas their robustness, thereby impairing their use as topological qubits. Disorder
is quantified by measurements of carrier mobility, which relates directly to the time
between scattering events. Evaluation of carrier mobility in nanowires therefore
indicates their potential for transport experiments and is thus crucial to further
development of nanowire-based quantum devices.
According to the Matthiessen rule, various scattering mechanisms altogether
determine the net mobility through [12]
1
µ
=
1
µ1
+
1
µ2
+ . . . (1)
Here µ represents the net mobility which results from distinct scattering mechanisms
each giving rise to a separate mobility µn. In other words, the most dominant scattering
contribution limits and hence determines the net mobility. Therefore the mobility
can be improved by identifying the limiting mechanism and subsequently reducing or
eliminating it.
Apart from the recently introduced Hall effect measurements on nanowires [13, 14],
field effect transport measurements are the most common and experimentally most
feasible method to extract charge carrier mobility in these systems. Here, one measures
the current flowing through the nanowire channel contacted by two electrodes as a
function of the gate voltage with fixed voltage bias. The conductance of the channel
is described by the linear region of the accumulation regime of a field effect transistor
(FET) [15]. In this case the conductance of the channel is
G(Vg) =
µC
L2
(Vg − Vth) , (2)
with gate voltage, Vg, mobility, µ, capacitance, C, channel length, L, and threshold
voltage, Vth. If the capacitance and the channel length are known, the field effect
mobility can be determined from the transconductance, gm = dG/dVg. In most cases,
to extract the mobility, the maximum (peak) transconductance is used. One should
note that both the mobility and the field effect transport is described using the Drude
model where charge carrier transport is classical and diffusive.
Previous studies showed that low-temperature field effect mobility for nominally
undoped III-V nanowires is mainly limited by crystal defects such as stacking faults [16,
17, 18, 19, 20], and surface effects such as surface roughness [21, 22]. Point defects are
also thought to have an effect on the mobility [23]. However, as they are difficult to
detect so far no direct connection between impurities and mobility has been reported.
Highest reported low-temperature field effect mobilities are 1.6 – 2.5×104 cm2/Vs. Such
mobilities are observed in InAs nanowires [16, 24], InAs/InP core-shell nanowires [25, 26]
and GaN/AlN/AlGaN core-shell nanowires after correction for contact resistances [27].
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However, in most of these studies either data on a single device is reported, or the
average mobility of several devices is significantly lower than the reported maximum [26].
Systematic studies of such high-mobility nanowire FETs are thus largely lacking.
Concerning field effect mobility, the InSb nanowires we investigate differ in several
respects from their oft-studied InAs counterparts: the InSb nanowires we use have
a larger diameter of approximately 100 nm, reducing their surface-to-volume ratio
compared to the thinner InAs nanowires, and are likely to have no surface accumulation
layer. Instead, upward band bending leading to surface carrier depletion has been
reported for both clean [28] and oxygen-covered InSb surfaces with (110) orientation,
the orientation of our InSb nanowire facets. As the InSb facets are atomically flat
no surface roughness is expected. Finally, the nanowires are purely zinc-blende and
are free of stacking faults and dislocations. The growth of InSb nanowires we study
is described in [29] and [30]. Given the differences between InSb nanowires and other
nanowire materials it is an open question what determines the low-temperature mobility
in InSb nanowires. We note that while in [29] field effect mobilities of these InSb wires
are reported, no systematic investigation of the nanowire mobility was performed. The
mobility extraction method presented here allows such a thorough investigation, thereby
revealing new insights on nanowire mobility.
To identify the factors affecting the mobility of InSb nanowires, we characterized
the low-temperature mobility of nanowire FETs fabricated using different experimental
parameters. We tailored the extraction of field effect mobility for the nanowires we
study to accurately determine the essential transistor parameters of nanowire FETs. By
systematic studies we developed a recipe that results in reproducible average mobilities
of ∼ 2.5 × 104 cm2/Vs. While this value represents an average over many devices, the
extracted mobility from a single measurement may exceed 3.5 × 104 cm2/Vs. After
optimizing the fabrication, we also find that adhesion of molecules to the nanowire
and/or the substrate currently limits the extracted mobility. Although such adsorption
effects are known to modify the nanowire conductance [17, 31] and also the room-
temperature mobility [32, 33, 34] (note that ref. [33] reports an increase of mobility
upon adsorption, whereas ref. [34] a reduction), our identification of surface adsorption
being the limiting factor to low-temperature field effect mobility is new. The amount
of adsorbates is reduced by evacuating the sample space for longer time prior to cool
down and suggestions for further reduction of the adsorbates as well as to minimize their
contribution to the field effect transport are made. We finally discuss various methods
to investigate the surface properties of InSb nanowires.
2. Experimental details
InSb nanowire FETs are fabricated on a heavily doped Si substrate (used as a global
back-gate) terminated with a 285-nm-thick dry thermal SiO2 (Fig. 1b). The substrate
is patterned with alignment markers prior to nanowire deposition. Nanowires are
positioned on the substrate using a micro-manipulator [35]. Two terminal contacts
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are realized by electron beam lithography, metal evaporation (Ti/Au 5/145 nm) and
lift-off. Argon plasma etching is employed prior to contact deposition. Further details
about the fabrication process and the measurements can be found in Supplementary
Text 1 and 2, respectively.
Due to the absence of a surface accumulation layer in InSb nanowires, an interface
resistance of a few kilo ohms cannot be eliminated upon contacting the nanowire [36].
Such interface resistances are known to reduce the transconductance, resulting in
an underestimation of the intrinsic mobility [37, 38]. Moreover, at a temperature
of 4 K universal conductance fluctuations complicate the extraction of mobility from
transconductance. We therefore tailor the extraction of field effect mobility to our InSb
nanowire FETs [39]. We model the interface resistances by a resistor Rs with a fixed
value (no gate voltage dependence), connected in series to the nanowire channel. A
substantial part of the device resistance at high gate voltage stems from the interface
resistances, strongly affecting the gate voltage dependent conductance. This complicates
accounting for a possible change of mobility with gate voltage. We therefore assume a
mobility independent of gate voltage. The device conductance is then given by (see also
Fig. 1a)
G(Vg) =
(
Rs +
L2
µC (Vg − Vth)
)−1
. (3)
This equation allows for extraction of field effect mobility using a fit to the measured
G(Vg). Here, the mobility µ, the interface resistances Rs, and the threshold voltage
Vth are the free fit parameters. We restrict the fitting range to G
−1(Vg) ≤ 100 kΩ. We
independently calculate the capacitance from a finite element model of the device (see
Fig. 1c inset), where we take into account that quantum confinement in our nanowires
reduces the classical capacitance by ∼ 20% [40, 41]. Neglecting quantum effects in our
capacitance calculation would lower the extracted mobility values by ∼ 20%. Further
details on the calculation of the capacitance can be found in Supplementary Text 3.
We compared the mobility values extracted by a fit using eq. 3 with the mobility
values obtained from peak transconductance, a common method to extract nanowire
mobility, and found matching results (see Supplementary Text 4). For a representative
fabrication run, mean forward mobility of 11 devices is found to be 2.9×104 cm2/Vs using
our fit method, whereas peak-transconductance method yields 2.7 (1.9) ×104 cm2/Vs
with (without) taking into account the interface resistances. Our fit method, however,
differs from peak transconductance method where the mobility is extracted from the
maximum value of the transconductance using a small gate voltage range. Because we
consider the transconductance in a wide gate voltage range by fitting a large section of
G(Vg), the extracted mobility is insensitive to small conductance fluctuations. This is
contrary to the peak transconductance where conductance fluctuations greatly affect
the extracted mobility. We show in Supplementary Text 5 that our simple model
with gate voltage-independent interface resistances is a valid approximation for our
measurements. However, despite our thorough analysis a general drawback of field
effect mobility remains: the uncertainty in the calculated capacitance value affects
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the extracted mobility directly. Nanowires suffer from this drawback as their small
dimensions do not allow a straightforward experimental extraction of capacitance.
a) c) 
RNW(Vg) Rs 
b) 
Figure 1. a) Electrical diagram of the InSb nanowire FET. The FET is modelled as a
nanowire channel with a resistance controlled by a nearby gate, RNW (Vg) = G
−1
NW (Vg),
in series with fixed interface resistances, Rs. b) Electron microscope image of an InSb
nanowire FET. Nanowire diameter is ∼ 100 nm. The nanowire is deposited onto a
Si substrate covered with 285 nm dry thermal SiO2. Ti/Au (5/145 nm) contacts have
spacing of 1, 1.5, 2 or 2.5µm. Scale bar is 1µm. c) Conductance G, as a function
of back gate voltage Vg (black curve). Source-drain bias is set to 10 mV throughout
the study. Field effect mobility is extracted from a fit to the conductance (red curve)
using eq. 3. All measurements are performed at a temperature of 4.2 K. Inset: Gate-
nanowire capacitance C, as a function of source-drain contact spacing L. Capacitance is
extracted from a finite element model of the device geometry. Contacts are included in
the simulated device geometry and lead to a non-linear C(L) at small contact spacing.
To determine what limits the mobility in our devices, we systematically studied
the effect of various experimental parameters by measuring ∼ 10 devices simultaneously
fabricated on the same substrate. We then change one parameter at a time for each
fabrication run to deduce its effect on the field effect mobility.
3. Results and discussions
3.1. Nanowire surface and adsorption
Nanowire conductivity at room temperature is known to increase after evacuation of
the sample space following mounting of devices [17, 42]. We find that evacuation
also strongly affects G(Vg) at low temperature (4 K). Comparing the G(Vg) measured
for short and long sample space evacuation time prior to cool down, we observe a
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steeper increase of conductance with gate voltage after long-time evacuation (Fig. 2a).
Considering a number of devices on the same measurement chip, we find almost a
doubling of the mobility values after long-time sample evacuation (Fig. 2b). The re-
exposure of samples to air after long-time evacuation results in a reduction of mobility
(Fig. 2c) with values very similar to those obtained from the initial measurements with
a short-time sample space evacuation. The transconductance is larger when the gate
is swept from low towards high voltages (forward sweep direction) leading to higher
mobility compared to the case of sweeping from high gate voltages to low (reverse
sweep direction) (Fig. 2c). Moreover, after long-time evacuation a shift of the threshold
voltage towards more negative values is observed (Fig. 2d) together with a reduced
hysteresis (Fig. 2e). Both the threshold voltage and the hysteresis regain their initial
values obtained from short-time evacuation once the sample is re-exposed to air, similar
to the extracted mobility: exposing the devices to air has a reversible effect on the field
effect transport parameters we extract from the fits. All extracted fit parameters can
be found in Supplementary Table 1.
A hysteresis in transconductance dependent on ambient conditions has been studied
before by Kim et al [43] and Wang et al [44], and was attributed to the adsorption
of water onto the nanostructure and onto the SiO2 substrate. Evacuation of the
sample environment leads to desorption of water, thereby reducing the hysteresis.
However sample evacuation alone is insufficient to fully remove the adsorbed water.
The similarities between our observations and those reported by Wang et al and Kim
et al, considering both the influence of gate voltage sweep direction on the shift of
the threshold voltage, as well as the reduction of hysteresis with evacuation time and
the reversibility of the effect when reexposing samples to air, strongly suggest that
the field effect transport is affected by molecules adsorbed to the nanowire and/or the
SiO2 substrate. Water is highly likely to be the main adsorbate because reexposing
the device to ambient atmosphere following long evacuation time of sample space yields
values of mobility, threshold voltage and hysteresis similar to those obtained from the
measurements with short evacuation time. InSb nanowires have however also shown
decreased conductance in response to isopropanol and acetone [31].
It is an open question how adsorbates affect device conductance at low temperature.
The alignment of polar molecules by gate electric field may result in an additional
gating [44]. However, the mechanism through which such alignment causes hysteresis is
not clear. Another scenario is charge trapping by adsorbed molecules [43]. Such trapping
could possibly lead to an asymmetry between forward and reverse sweep direction,
yielding the observed hysteresis and sweep direction dependent mobility. The observed
trapping mechanism is likely to have a long response time, as our measurements are
taken at relatively low gate voltage sweep rates (120 mV/s). Unlike refs. [32, 43, 44],
we find no dependence on sweep rate for rates between 3 – 600 mV/s. Nonetheless,
repeated measurements yield the same G(Vg), implying that between scans the traps
are emptied.
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Figure 2. a) Conductance G(Vg) of samples measured after evacuation of the
sample space for a short or long period of time prior to cool down. Samples are
evacuated for ∼ 15 minutes (∼ 65 hours), giving the green and pink (black and
blue) conductance curves for forward and reverse sweep direction respectively. Arrows
indicate sweep direction. The same chip with nanowire devices is first evacuated only
shortly (yielding the data denoted with ’short evacuation’), then evacuated for longer-
time (’long evacuation’ data), reexposed to air for ∼ 90 hours and evacuated shortly
(∼ 15 minutes) again (’re-exposure’ data), see panel c. The substrate was cleaned prior
to nanowire deposition. Hysteresis of both pairs of conductance curves is indicated
with arrows and vertical lines. Although the hysteresis is indicated at non-zero G,
the hysteresis reported in panel c is extracted from the difference in threshold voltage
between conductance curves with forward and reverse sweep direction. b) Mobility
obtained with forward sweep direction, µf , of individual devices after short (black)
or long (red) device evacuation time. c) Mobility after short-time evacuation, long-
time evacuation, and reexposure to air. µavg is the average of the mobility obtained
with forward sweep direction, µf , and with reverse sweep direction, µr. d) Threshold
voltage extracted from forward sweep direction, Vth after short-time evacuation (S),
long-time evacuation (L) and reexposure to air (R). e) Hysteresis Vhyst, after short-
time evacuation (S), long-time evacuation (L) and reexposure to air (R). The hysteresis
is given by the difference in threshold voltage between forward and reverse sweep
direction. All values in panels c, d and e are an average, obtained from fits to the
conductance curve of each device on the measurement chip. Error bars in panels c, d
and e indicate the standard deviation.
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3.2. Substrate cleaning
We further find that cleaning of Si/SiO2 substrates by remote oxygen plasma prior
to nanowire deposition results in an enhanced gate dependence of low-temperature
conductivity. Fig. 3a shows G(Vg) curves of individual devices, while Fig. 3b shows
an average over extracted mobilities obtained from measurements of ∼ 10 FETs with
and without substrate cleaning. All other fabrication and measurement steps are the
same for both sets of devices. The remote oxygen plasma most probably removes
hydrocarbons that remain on the substrates after fabrication of alignment markers or
during storage of samples in a polymer-containing environment. We verified that the
oxygen plasma cleaning does not decrease the thickness of the SiO2 gate dielectric within
the measurable range < 1 nm.
a) b) 
Figure 3. a) Conductance curves G(Vg) obtained from samples without and with
substrate cleaning. Forward and reverse sweep direction are indicated with arrows.
Samples have been evacuated for ∼ 60 hours before cool down. b) Forward, reverse and
average mobility with and without substrate cleaning. Values are averages obtained
from fits to conductance curves of individual devices. Error bars indicate standard
deviation.
3.3. Contact spacing
A correlation between FET source-drain contact spacing and extracted field effect
mobility is found (Fig. 4). Although the spread in mobility at a given contact spacing
is substantial, an overall increase of extracted mobility is observed with increasing
contact spacing. To determine whether the dependence of the field effect mobility on
contact spacing originates from the length of the used nanowire, FETs with short (1µm)
contact spacing were realized both on short wires, and on long wires using three contact
electrodes resulting in two FETs in series. Devices made from both long and short
wires with 1µm contact spacing give similar mobility (see Fig. 4). The contact spacing
dependence is thus a device property rather than a nanowire property.
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Figure 4. Mobility obtained by sweeping the gate voltage in forward direction, µf ,
as a function of source-drain contact spacing L. Data from 5 different measurement
chips (see Supplementary Text 6). Red lines indicate mobility values obtained from
long nanowires on which three contact electrodes were placed, resulting in two FETs
in series, while black lines correspond to the mobility of single FET devices. Mean
forward mobility for each contact spacing is µf,m(L = 1µm) = 2.4×104 cm2/Vs,
µf,m(L = 1.5µm) = 2.8×104 cm2/Vs, µf,m(L = 2µm) = 3.1×104 cm2/Vs and
µf,m(L = 2.5µm) = 2.9×104 cm2/Vs.
A reduced mobility for short contact spacing is expected when transport is
(quasi-)ballistic rather than diffusive [45, 46]. We have observed ballistic transport in our
wires [36] with a device geometry and measurement conditions different from those here.
Here we expect quasi-ballistic transport in our devices with a mean free path comparable
to nanowire diameter le ∼ 0.1µm. While devices with L/le  1 are preferable, our InSb
nanowires can currently not be grown longer than ∼ 3.5µm. However, while for channel
length of 1µm (quasi-)ballistic effects may play a role, mobility values obtained from
our devices with longer contact spacing yield a better estimate of field effect mobility.
Moreover, effects related to the metal contacts are expected to play a larger role in
devices with short contact spacing and can possibly contribute to the observed decrease
of µ(L) in short channel devices. Possible explanations are that (1) the contacts reduce
the capacitance of short devices more than expected from the Laplace simulations (in
which the nanowire is assumed to be metallic) or (2) electrons are injected from and
absorbed over a finite length underneath the contacts, leading to an effective L larger
than the contact spacing.
3.4. Reproducibility
Altogether, cleaning the SiO2 substrate before wire deposition and applying a long
sample evacuation time yields µavg ≈ 2.5×104 cm2/Vs for devices with a contact spacing
L = 2µm. This mobility is the average value of µf = 3.1× 104 cm2/Vs (see Fig. 4) and
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µr = 1.9× 104 cm2/Vs. These high mobilities result from measurements of ∼ 15 devices
fabricated in different fabrication runs (see Supplementary Text 6 for details) using
the same fabrication recipe. Fig. 5 demonstrates the reproducibility of our results:
mobility obtained from three different fabrication runs are very similar. The optimized
nanofabrication recipe as well as an overview of all the parameters extracted from the fits
to the conductance vs. gate voltage curves that yield Fig. 5 are given in Supplementary
Text 1 and Supplementary Table 2, respectively.
A B C0
1
2
3
µ fµrµavg
µ 
(10
4 
cm
2 /V
s)
Figure 5. Average mobilities obtained with forward (µf ) and reverse (µr) sweep
direction. First group of data (batch A) corresponds to the fabrication run presented in
Fig. 2 (long-time evacuation), batch B is presented in Fig. 3b (with substrate cleaning),
whereas batch C is a separate batch to demonstrate the reproducibility of our results.
Average mobility µavg is the average of forward and reverse mobility. All results are
obtained by improved cleaning of the substrate and long evacuation time of the sample
space. Error bars indicate standard deviation.
4. Conclusions and outlook
Low-temperature field effect mobility of InSb nanowires is extracted by measuring the
conductance as a function of gate voltage. Taking surface adsorption and substrate
cleaning into consideration, an optimized nanofabrication recipe has been obtained
yielding average field effect mobilities of ∼ 2.5 × 104 cm2/Vs. It is demonstrated that
the obtained mobility values are highly reproducible.
As we show that surface adsorption has a large impact on field effect mobility,
further studies should be directed towards minimizing the adsorbates and analysis of
surface properties. An improved design of the measurement setup allowing for heating
and better evacuation of the sample space is likely to facilitate a further desorption
of adsorbates. Exposing the devices to UV-light during evacuation, which may assist
desorption, can also be investigated [31]. Further, passivating the nanowire surface
by removing the native oxide followed by application of a high quality dielectric likely
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reduces surface adsorption. Possible methods are atomic hydrogen cleaning [47] or
chemical etching followed by dielectric deposition [48]. Alternatively, by suspending the
nanowires above a metallic gate using vacuum as a dielectric, one can minimize the
effects of the substrate adsorption, leaving the wire adsorption as the predominant
constituent affecting the field effect mobility. In the case of adsorbates creating a
fluctuating potential profile along the wire resulting in charge scattering, a core-shell
structure is expected to yield a higher field effect mobility because the potential
fluctuations due to adsorbates are spatially separated from the channel owing to the
shell. Finally, to study the surface composition of the nanowire and the substrate, x-ray
photoelectron spectroscopy or Auger electron spectroscopy could be used [49].
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S1. Optimized fabrication recipe
• Substrate cleaning: 10 minutes remote oxygen plasma cleaning (Tepla 300 Plasma
Asher) of the p++-Si substrate covered with 285 nm dry thermal SiO2 with pre-
defined Au alignment markers (oxygen pressure 1 mbar, plasma power 600 W). All
substrates were from the same wafer.
• Wire deposition: deterministic positioning of wires using a setup similar to that
described in ref. [35]. Wires were always taken from the same section on the same
growth chip.
• SEM imaging of the nanowires with surrounding alignment markers. Images are
used for the subsequent design of the contacts.
• Spin resist: PMMA 950A4 at 4 krpm, baking > 15 minutes at a temperature of
175 ◦C.
• Electron beam writing of the contact design.
• Development: MIBK:IPA 1:3 60 s, IPA 60 s.
• Ar etching (AJA International sputtering system) using rf-plasma: pressure
3 mTorr, Ar flow 50 sccm, power 100 W, duration 300 s, no rotation of the sample
holder. A voltage of 300 V is applied to the sample holder.
• Contact deposition: e-beam evaporation of Ti/Au 5/145 nm with deposition rate
0.5 A˚/s and 2 A˚/s respectively.
• Lift-off in acetone: the sample with acetone is heated for several hours and left in
acetone for ≥ 12 h.
• Samples were stored in an Ar glove box between fabrication and mounting.
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S2. Measurements
• Sample space (IVC) evacuated for ∼ 60 hours after mounting (insert type: Desert
Cryogenics).
• For thermalisation, He of ∼10 mbar is added to sample space at room temperature
before cooling down the devices. During low-temperature measurements samples
are kept in a vacuum environment.
• G(Vg) measured using 10 mV bias, gate voltage range from −6 V to +30 V with
sweep rate 6 mV/50 ms. Measured in forward and reverse sweep direction.
• To check a possible sweep rate dependence of G(Vg), gate voltage steps of 0.15,
0.3, 0.6, 1.5, 3, 6, 15, 30 [mV/(50 ms)] is used both in forward and reverse sweep
direction. No dependence on sweep rate was found.
S3. Device capacitance
The capacitance for different channel lengths is calculated with a 3D Laplace solver for
a realistic device geometry including the metallic leads. Here the wire is assumed to
be metallic. Then, for a more accurate representation of the device capacitance and
to account for quantum confinement effects, 2D Schro¨dinger-Poisson solver was used
and its result is compared with the capacitance calculated with 2D Laplace solver. A
reduction of capacitance by 20% is found for the case of quantum mechanical treatment
of the wire. In Fig. 1c (inset) in the main text, the capacitance calculated by 3D Laplace
solver with a 20% reduction is plotted. These plotted capacitance values are used for
mobility extraction and expected to represent channel capacitance realistically.
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S4. Comparison of field effect mobility extraction methods
We extract mobility values by fitting the conductance curves G(Vg) in a large gate
voltage range. However, in the literature mobility is commonly extracted from a
small gate voltage range where the transconductance has its maximum value (peak
transconductance). This gate voltage range is typically close to the threshold voltage
where the mobility is expected to be the highest. Here, we compare the field effect
mobility obtained using our method – fitting the conductance curves G(Vg) – to the
field effect mobility obtained from peak transconductance, the standard method for
extracting mobility in nanowires. We denote the mobility obtained using the latter
as peak-mobility. We describe the extraction of peak-mobility in the following: By
numerically differentiating the measured G(Vg) shown in Fig. S1a, one obtains the
transconductance gm = dG/dVg. This transconductance is shown in Fig. S1b (black
curve). After taking the numerical derivative, an averaging is performed to remove
the fluctuations in transconductance (red curve in Fig. S1b). The peak-mobility is
then obtained from the maximum value of transconductance using µ = gmL
2/C (see
eq. 2). Peak-mobility depends strongly on the chosen averaging range. This dependence
is shown in Fig. S1c. Here, mean forward peak-mobility of 11 devices from a single
fabrication run is plotted against the averaging range. We choose the averaging range
to be 1.8 V, the value at which the rapid decrease of peak-mobility with respect to
averaging range diminishes.
Next interface resistances are taken into account since they affect the extracted
peak-mobility. This is done by subtracting the contribution of a gate-independent series
resistance R from the measured conductance curve G(Vg). Fig. S1f shows an example
of such a conductance curve corrected for interface resistances. From such a curve we
determine the transconductance, and from the maximum value of transconductance
peak-mobility is extracted. The peak-mobility depends on the subtracted R, shown in
Fig. S1d. Here, as mentioned above, mean forward peak-mobility of 11 devices from a
single fabrication run is plotted. (The peak-mobility for R = 0 is the one indicated with
a green arrow in Fig. S1c.) For zero subtracted resistance (R = 0), the transconductance
has a global maximum near pinch-off (Fig. S1b, red curve). Upon increasing the value
of R subtracted from G(Vg), the transconductance values increase for all gate voltages,
with the amount of increase being larger for higher gate voltages. When R exceeds the
value of interface resistances Rs, the transconductance no longer has a global maximum
near pinch-off. When R is increased even further, transconductance starts to increase
with gate voltage, a case we regard to be unrealistic. Rs for individual devices varies
between 1.5 kΩ and 4 kΩ, with an average Rs of ∼ 3 kΩ. After the subtraction of Rs,
the mean peak-mobility of 11 devices obtained using forward sweep direction is (27.1
± 4.2) × 103 cm2/Vs (see Fig. S1d) compared to (28.7 ± 4.8)× 103 cm2/Vs obtained
from fits to the conductance curves. Both values are within error margin the same.
Comparing mobilities of individual devices obtained using both methods (Fig. S1e), we
conclude that both methods give similar values. The small difference is due to slightly
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b) 
Figure S1. a) Conductance G, as a function of gate voltage Vg. Inset: Zoom-in of the
conductance near pinch-off. The arrows point at universal conductance fluctuations
resulting in fluctuations in transconductance. b) Transconductance dG/dVg without
(black) and with (red) averaging over 1.8 V gate voltage range. Averaging is applied
to remove the fluctuations that lead to peaks and dips in the transconductance. c)
Field effect mobility µf obtained from peak transconductance as a function of gate
voltage averaging range. Plotted values of peak-mobility is the average of 11 devices
on the same chip (long evacuation time experiment, Fig. 2). The green arrow denotes
the averaging range of 1.8 V used for the averaged curve in panel b. This averaging
window is used in further analysis to obtain peak-mobility. d) Peak-mobility as a
function of series resistance subtracted from G(Vg). Peak-mobility is the average of
11 devices on the same chip. e) Comparison between field effect mobility µf obtained
for individual devices using the fit according to eq. 3 (red points) and the mobility
obtained from peak transconductance (black points). f) Conductance as a function of
gate voltage after the correction for interface resistances. For this device an interface
resistance Rs = 4 kΩ is assumed. Conductance curve without the correction for Rs is
shown in panel a.
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larger interface resistances obtained from the fitting method, giving an average Rs of
3.7 kΩ.
S5. Simplification of gate voltage-independent interface resistances
Here we check our simplification of modelling the interface resistances Rs to be gate
voltage independent. We fit the measured device conductance G(Vg) using eq. 3 to
determine Rs, the mobility µ, and the threshold voltage Vth. The measured device
conductance after the subtraction of Rs is denoted by Gch(Vg). In our model Gch(Vg)
has the form GL(Vg) = (Vg − Vth)µC/L2, which corresponds to a conductance linear in
gate voltage with the transport properties extracted from the fit mentioned above. In
Fig. S2 we plot representative curves of Gch(Vg) (black) and compare them with GL(Vg)
(red). We find that GL(Vg) matches well with Gch(Vg), demonstrating that our simple
model with gate voltage-independent interface resistances is a valid approximation for
our measurements.
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Figure S2. Panels show the measured device conductance after subtracting the
interface resistance, Gch(Vg) (black), together with GL(Vg) (red), which is the
conductance linear in gate voltage with the transport properties extracted from the
fit. Gch(Vg) shown in upper row (lower row) are from the data set presented in Fig. 2a
(Fig. 3a) in the main text.
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S6. Overview of measured devices
• Evacuation time experiment (fabricated according to our optimized recipe described
above). Mobility was extracted from measurements of 11 devices with contact
spacing between 1 and 2µm. Average contact spacing 1.41µm. Data reported in
Fig. 2. Long evacuation time data is also included in Fig. 4 and Fig. 5 (Batch A).
• FETs without substrate cleaning and with long-time evacuation. Fabricated
according to our optimized recipe, with the exception that we used different settings
for Ar etching. Here we used 400 V on the sample holder and etched for 150 s while
keeping all the other settings the same. This yields the same amount of etching of
InSb nanowire (∼ 70 nm) as etching at 300 V for 300 s. 11 devices, contact spacing
of all devices is 2µm. Data reported in Fig. 3.
• FETs with substrate cleaning and with long-time evacuation. Fabricated according
to our optimized recipe, with the exception that we used different settings for
Ar etching. Here we used 400 V on the sample holder and etched for 150 s while
keeping all the other settings the same. This yields the same amount of etching of
InSb nanowire (∼ 70 nm) as etching at 300 V for 300 s. 11 devices, contact spacing
between 1 and 2µm. Average length 1.42µm. Data reported in Fig. 3, Fig. 4, and
Fig. 5 (Batch B).
• FETs fabricated according to our optimized recipe. 13 devices, contact spacing
between 1 and 2.5µm. Average contact spacing 1.73µm. Data reported in Fig. 4
and Fig. 5 (Batch C).
• FETs fabricated according to the recipe, with the addition of a thin layer of
perfluorodecyltrichlorosilane (FDTS) deposited onto the devices after fabrication.
No improvement of mobility was observed with respect to devices without FDTS. 11
devices, contact spacing between 1 and 2.5µm. Average contact spacing 1.64µm.
Data reported in Fig. 4.
• FETs fabricated according to our optimized recipe, but with substrate oxygen
plasma cleaning of 60 s instead of 10 minutes. After oxygen plasma cleaning a thin
layer of FDTS was deposited onto the substrate, after which fabrication proceeded
according to the recipe. No improvement of mobility was observed with respect to
devices without FDTS and with the usual 10 minutes cleaning. 10 devices, contact
spacing between 1 and 2.5µm. Average contact spacing 1.85µm. Data reported in
Fig. 4.
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S7. Average device characteristics obtained from several measurement and
fabrication runs
Short-time evacuation Long-time evacuation Reexposed to air
µf (10
3 cm2/Vs) 14.6 ± 3.0 28.7 ± 4.6 17.3 ± 2.8
µr (10
3 cm2/Vs) 10.7 ± 2.1 18.6 ± 3.0 12.1 ± 1.9
µavg (10
3 cm2/Vs) 12.7 ± 2.7 23.7 ± 3.6 14.7 ± 2.2
Vth (V) 1.70 ± 0.29 -0.20 ± 0.36 1.96 ± 0.43
Vhyst (V) 2.75 ± 0.47 1.31 ± 0.30 2.40 ± 0.36
Rs (kΩ) 3.7 ± 0.7 3.7 ± 1.0 4.1 ± 1.2
Table S1. Mobility, threshold voltages Vth, hysteresis, Vhyst and series resistances, Rs,
extracted from fits to conductance curves G(Vg) of the evacuation time experiment.
Mobility is obtained with forward sweep direction, µf and reverse sweep direction,
µr. The average mobility of these two sweep directions, µavg, is also reported.
Vth is the threshold voltage obtained from fits to G(Vg) taken with forward sweep
direction. Mobility, threshold voltage and hysteresis are also shown in Fig. 2c, d and
e, respectively.
Batch A B C
µf (10
3 cm2/Vs) 28.7 ± 4.6 28.9 ± 4.4 26.0 ± 4.7
µr (10
3 cm2/Vs) 18.6 ± 3.0 19.4 ± 3.9 16.4 ± 3.0
µavg (10
3 cm2/Vs) 23.7 ± 3.6 24.2 ± 3.9 21.2 ± 3.8
Vth (V) -0.20 ± 0.36 -0.51 ± 0.45 -0.37 ± 0.39
Vhyst (V) 1.31 ± 0.30 1.14 ± 0.22 1.41 ± 0.28
Rs (kΩ) 3.7 ± 1.0 3.0 ± 0.8 4.8 ± 1.8
Table S2. Mobility, threshold voltage, Vth, hysteresis, Vhyst, and series resistance,
Rs, obtained from fits to the conductance curves G(Vg) of three batches of high-
mobility devices. Mobility is obtained with forward sweep direction, µf and reverse
sweep direction, µr. The average mobility of these two sweep directions, µavg, is also
reported. Vth is the threshold voltage obtained from fits to G(Vg) taken using forward
sweep direction. Mobilities and series resistances are also shown in Fig. 5.
